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Abstract 
A new approach to analysis and minimization of neutral current of three-level PWM inverter is proposed in this paper. At first, 
expression for inverter neutral current as a function of PWM reference signal is derived. Based on the derived expression, the 
PWM reference signal that results in minimum neutral current is determined. For unity power-factor operation, it is found that the 
optimum reference signal is a sinusoidal signal plus twenty-five percent third harmonic. Several experimental results are included 
to show the validity of the proposed approach. 
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1. Introduction 
Multilevel techniques have been accepted as enabling technology to increase the voltage rating and performance 
of voltage-source inverter (VSI) in high-power applications [1]-[4]. A multilevel inverter can produce almost 
sinusoidal output voltage without using a very high switching frequency with the associated switching losses. The 
most accepted topology for industrial applications is the diode-clamped three-level inverter [4]-[7].  
One main problem associated with diode-clamped three-level inverter is the neutral current which leads to 
unbalance or variation of neutral potential. Papers concerning with analysis and minimization of neutral current or 
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neutral potential variation of three-level inverter have been published. Ogasawara et al studied the important of zero 
sequence voltage on neutral current of three-level inverter and expression of zero sequence voltage to reduce inverter 
neutral current has been derived [8]. Unfortunately, the use of zero sequence voltage to reduce inverter neutral 
current complicates the control. Other papers provide analysis of inverter neutral potential variation based on space 
vector PWM (SVPWM) technique [9]-[12]. Lee et al analyzed the effect of load phase angle and harmonics on the 
balance of inverter neutral potential [9]. It was shown that balance of neutral potential can be achieved by selecting 
the appropriate small vectors even for load with large phase angle. But when the load contains harmonics, a charge 
balancing circuit is needed. Shinohara et al  proposed a method to keep the balance of inverter neutral potential by 
equalizing the duty cycle of small redundant vectors which tend to increase and decrease inverter neutral potential 
[10].  Other method is by adding offset voltage to change the duty cycle of synthesis voltage vectors [11]. Yamanaka 
et al  proposed a method to control inverter neutral potential by utilizing output phase current polarity and 
redundancy ratio of the small vectors [12]. It can be seen that basically all proposed methods have the same principle 
i.e. utilizing the small redundant vectors to achieve balance of neutral potential of the three-level inverter. The 
problems are determination of voltage reference vectors, sequence of active voltage vectors and duty cycle of active 
voltage vectors of the SVPWM technique much more complicated.     
This paper proposes a new approach to analysis and minimization of neutral current of diode-clamped three-level 
inverter. The aim is to find the PWM reference signal which makes inverter neutral current minimum. The neutral 
current expression as a function of PWM reference signal is derived. Minimization of this expression yields the 
injection signal i.e. signal necessarily to be injected into PWM sinusoidal reference signal to minimize inverter 
neutral current. Finally, experimental results are included to verify the proposed approach. 
2. Analysis and minimization of  neutral current of three-level PWM inverter 
2.1. Neutral current of three-level inverter 
Structure of three-level inverter is shown in Fig. 1. This inverter has three switching states namely positive (P), 
zero (0) and negative (N) with their associated output voltage levels (see Table 1). For each switching state, two 
switches are ON while the other two are OFF. Zero output voltage or zero switching state is achieved when two 
switches in the middle of each inverter phase arm i.e. Sx2 and Sx3 (x refers to phase u, v, or w) are ON while the other 
two at the top and bottom i.e. Sx1 and Sx4 are OFF. Inverter neutral point (n) is connected to the output phase 
line/load and current will flow out of or into inverter neutral point. The flow of neutral current will charge or 
discharge the input capacitor (Cd) and lead to unbalance or variation of neutral potential. Odd low-order output 
voltage harmonics, the fifth and seventh in particular, are generated due to this neutral potential variation. And if the 
neutral potential variation is too large, it may cause breakdown of inverter switch. Fig. 2 gives an illustration about 
the neutral current flow of three-level inverter. In Fig. 2 (a), the switching states consecutively for phase u, v, and w 
are P00. Current flows into inverter neutral point, charging the bottom capacitor and increasing its voltage. In Fig. 2 
(b), the switching states are 0NN. Now, current flows out of inverter neutral point, discharging the bottom capacitor 
and decreasing its voltage. 
Table 1. Switching state and output phase voltage of three-level inverter. 
Switch state Output phase voltage Remarks 
Sx1 Sx2 Sx3 Sx4 vxn 
ON ON OFF OFF Ed Positive (P) 
OFF ON ON OFF 0 Zero (0) 
OFF OFF ON ON –Ed  Negative (N) 
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Fig. 1. Structure of three-level inverter. 
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Fig. 2. (a) Current flows into neutral point; (b) Current flows out of neutral point.      
2.2.  Analysis of neutral current of three-level PWM inverter 
When analyzing neutral current of three-level PWM inverter, the following assumptions are taken: 
a) Inverter is supplied by a ripple-free constant dc voltage bus (Vd). 
b) Carrier signal frequency/switching frequency (fc /fS) is much higher than reference signal frequency (fr). 
c) Dead time effect is negligible. 
d) Inverter load is balance three-phase load.  
The PWM technique for three-level inverter requires two level-shifted triangular carrier signals. The first has 
positive values from 0 to VT while the second has negative values from 0 to –VT. No phase difference exist between 
them. The reference signal is three-phase sinusoidal plus an arbitrary signal (s0) and expressed as: 
ݒݑ
ܸܶ ൌ ݇ܵ݅݊ሺߠሻ ൅ ݏͲ; 
ݒݒ
ܸܶ ൌ ݇ܵ݅݊ ቀߠ െ
ʹߨ
͵ ቁ ൅ ݏͲ; and 
ݒݓ
ܸܶ ൌ ݇ܵ݅݊ ቀߠ ൅
ʹߨ
͵ ቁ ൅ ݏͲ   (1) 
where θ = 2πfrt and k is the modulation index i.e. ratio between amplitude of the sinusoidal part of reference signal 
and amplitude of the carrier signal. The aim of intentionally injecting an arbitrary signal (s0) into three-phase 
sinusoidal reference signal is to make inverter neutral current minimum. To start the analysis, the reference signal  
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Fig. 3. Detailed inverter waveforms over one carrier/switching period. 
period is divided into several analysis intervals. Analysis interval is an interval in which intersection between 
reference and carrier signals generates similar switching states or output phase voltages. Total of sixty analysis 
intervals are identified. An example of analysis interval and profile of output phase voltages generated is shown by 
Fig. 3. Notify that because carrier signal frequency is much higher than reference signal frequency then value of the 
reference signal during a switching period, TS, considered to be constant. 
    From Fig. 3, the relation between time parameters and reference signal can be easily derived as: 
ݐͳ ൌ ሺܶܵ ʹΤ ሻሺݒݑ ܸܶΤ ሻ; ݐʹ ൌ ሺܶܵ ʹΤ ሻ൫ͳ ൅ ሺݒݒ ܸܶΤ ሻ൯; and ݐ͵ ൌ ሺܶܵ ʹΤ ሻሺݒݓ ܸܶΤ ሻ   (2) 
Neutral current occurs when zero switching state is generated. Thus, according to Fig.3. the inverter neutral current 
(IN) during switching period (TS) can be derived as: 
ܰܫ ൌ ʹܶܵ ൬׬ ሺ݅ݒሻ ݀ݐ ൅ ׬ ሺ݅ݑ ൅ ݅ݒሻ ݀ݐ
ݐʹ
ݐͳ ൅ ׬ ሺ݅ݑሻ ݀ݐ
ݐ͵
ݐʹ
ݐͳ
Ͳ ൅ ׬ ሺ݅ݑ ൅ ݅ݓሻ ݀ݐ
ܶܵ
ʹ
ݐ͵ ൰   (3) 
If output phase currents of the inverter are defined by: 
݅ݑ ൌ ξʹܫݎ݉ݏ ܵ݅݊ሺߠ െ ׎ሻ; ݅ݒ ൌ ξʹܫݎ݉ݏ ܵ݅݊ ቀ൫ߠ െ ሺʹߨ ͵Τ ሻ൯ െ ׎ቁ; and ݅ݓ ൌξʹܫݎ݉ݏ ܵ݅݊ ቀ൫ߠ ൅ ሺʹߨ ͵Τ ሻ൯ െ ׎ቁ   (4) 
in which ׎ is the phase angle and Cosሺ׎ሻ defines the load power factor (pf),  then  evaluating Eq. (3) followed by 
substitution of Eq. (1), Eq. (2) and Eq. (4) yields: 
ܫܰ ൌ
ܫݎ݉ݏ ሺ݇ሺܥ݋ݏሾʹߠെ׎ሿെܥ݋ݏሾ׎ሿ൅ξ͵ܵ݅݊ ሾʹߠെ׎ሿሻെʹሺξ͵ܥ݋ݏሾߠെ׎ሿ൅ܵ݅݊ ሾߠെ׎ሿሻݏ݋ሻ
ξʹ    (5) 
The analysis steps above have to be performed to all analysis intervals. After doing so, the results are listed in Table 
2.  
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2.3. Minimization of neutral current of three-level PWM inverter 
Minimization is achieved by taking the derivation of ൫ܰܫഥʹ ൯ to injection signal, s0, and equalizing it to zero. 
Ք
ՔሺݏͲሻ
൫ܰܫഥʹ ൯ ൌ Ͳ   (6) 
where ൫ܰܫഥʹ ൯ is the average value of square of inverter neutral current expressed by: 
ܰܫഥʹ ൌ ͳ
ܶݏ
׬ ሺܰܫ ሻʹݐͲ൅ ܶݏݐͲ ݀ݐ   (7) 
Shortly after applying Eq. (6) and Eq. (7) to set of equations given in Table 2, the following set of equations is 
obtained: 
ݏͲ ൌ
ͳ
ʹ ݇൫ሺܥ݋ݏሾʹߠ െ ׎ሿെ ܥ݋ݏሾ׎ሿ ൅ ξ͵ܵ݅݊ሾʹߠ െ ׎ሿሻ ሺξ͵ܥ݋ݏሾߠ െ ׎ሿ ൅ ܵ݅݊ሾߠ െ ׎ሿሻൗ ൯ for ሺͲെ ߨ ͵Τ ሻ and ሺߨ െ Ͷߨ ͵Τ ሻ    
ݏͲ ൌ
ͳ
Ͷ ݇ሺሺʹܥ݋ݏሾʹߠ െ ׎ሿ ൅ ܥ݋ݏሾ׎ሿሻ ܵ݅݊ሾߠ െ ׎ሿΤ ሻ for ሺߨ ͵Τ െ ʹߨ ͵Τ ሻ and ሺͶߨ ͵Τ െ ͷߨ ͵Τ ሻ   (8) 
ݏͲ ൌ
ͳ
ʹ ݇൫ሺെܥ݋ݏሾʹߠ െ ׎ሿ ൅ ܥ݋ݏሾ׎ሿ ൅ ξ͵ܵ݅݊ሾʹߠ െ ׎ሿሻ ൫ξ͵ܥ݋ݏሾߠ െ ׎ሿെ ܵ݅݊ሾߠ െ ׎ሿ൯ൗ ൯ for ሺʹߨ ͵Τ െ ߨሻ  and ሺͷߨ ͵Τ െ ʹߨሻ    
Eq. (8) shows that injection signal is a periodic signal with frequency thrice of reference signal frequency. It also 
shows that load pf influences the form of injection signal. Fig. 4 illustrates the changes of injection signal due to 
variation of load pf. The injection signal takes its simplest form i.e. twenty-five percent third harmonic when load pf 
is equal to unity. Interestingly, twenty-five percent third harmonic is also the necessary injection signal for 
minimization of output current ripple of both three-level and two-level inverter [13], [14]. For load pf less then 
unity, the injection signal turns into a relatively more complex periodical discontinue signal with frequency remains 
thrice of reference signal frequency. However, through several mathematical manipulations this injection signal can 
be approximated by the more simple expression as follow: 
ݏͲ ′ ൌ
݇
ͷߨ ൫ሺͶܥ݋ݏ ׎ܵ݅݊ ͵ߠሻ െ ሺ͸ ܵ݅݊׎ܥ݋ݏ ͵ߠሻ൯   (9) 
 
 Table 2. Neutral current of the three-level inverter. 
Analysis interval Neutral current (IN) 
ሺͲെ ߨ ͵Τ ሻ ܫݎ݉ݏ ሺ݇ሺܥ݋ݏሾʹߠ െ ׎ሿെ ܥ݋ݏሾ׎ሿ ൅ ξ͵ܵ݅݊ሾʹߠ െ ׎ሿሻ െ ʹሺξ͵ܥ݋ݏሾߠ െ ׎ሿ ൅ ܵ݅݊ሾߠ െ ׎ሿሻݏ݋ሻ ξʹΤ  
ሺߨ ͵Τ െ ʹߨ ͵Τ ሻ ܫݎ݉ݏ ሺ݇ሺʹܥ݋ݏሾʹߠ െ ׎ሿ ൅ ܥ݋ݏሾ׎ሿሻെ Ͷܵ݅݊ሾߠ െ ׎ሿݏ݋ሻ ξʹΤ  
ሺʹߨ ͵Τ െ ߨሻ ܫݎ݉ݏ ሺ݇ሺܥ݋ݏሾʹߠ െ ׎ሿെ ܥ݋ݏሾ׎ሿെξ͵ܵ݅݊ሾʹߠ െ ׎ሿሻ ൅ ʹሺξ͵ܥ݋ݏሾߠ െ ׎ሿെ ܵ݅݊ሾߠ െ ׎ሿሻݏ݋ሻ ξʹΤ  
ሺߨ െ Ͷߨ ͵Τ ሻ ܫݎ݉ݏ ሺ݇ሺെܥ݋ݏሾʹߠ െ ׎ሿ ൅ ܥ݋ݏሾ׎ሿെξ͵ܵ݅݊ሾʹߠ െ ׎ሿሻ ൅ ʹሺξ͵ܥ݋ݏሾߠ െ ׎ሿ ൅ ܵ݅݊ሾߠ െ ׎ሿሻݏ݋ሻ ξʹΤ  
ሺͶߨ ͵Τ െ ͷߨ ͵Τ ሻ െܫݎ݉ݏ ሺ݇ሺʹܥ݋ݏሾʹߠ െ ׎ሿ ൅ ܥ݋ݏሾ׎ሿሻെ Ͷܵ݅݊ሾߠ െ ׎ሿݏ݋ሻ ξʹΤ  
ሺͷߨ ͵Τ െ ʹߨሻ ܫݎ݉ݏ ሺ݇ሺെܥ݋ݏሾʹߠ െ ׎ሿ ൅ ܥ݋ݏሾ׎ሿ ൅ ξ͵ܵ݅݊ሾʹߠ െ ׎ሿሻ ൅ ʹሺെξ͵ܥ݋ݏሾߠ െ ׎ሿ ൅ ܵ݅݊ሾߠ െ ׎ሿሻݏ݋ሻ ξʹΤ  
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Fig. 4. Injection signal for various load power factor (pf) (a) pf = 1, (b) pf = 0.8, and (c) pf = 0.5.  
Using Table 2., inverter neutral currents (rms) for four different injection signals can be derived as: 
ܰܫ ݎ݉ݏܵܫܰ ൌ ݇ܫݎ݉ݏ ቂቀ
െ͵ξ͵൅ߨ
Ͷߨ ቁ ܥ݋ݏሾʹ׎ሿ ൅ ቀ
െ͸ξ͵൅ͷߨ
Ͷߨ ቁቃ
ͳ
ʹ
  
for  ݏͲ ൌ Ͳ 
(10) ܰܫ ݎ݉ݏܵܫܰ ͵Ԣ ൌ ݇ܫݎ݉ݏ
ۏ
ێ
ێ
ێ
ێ
ێ
ۍ

ቀെͻͲξ͵ߨെͶͲͲߨ
ʹ
ʹͲͲߨ͵ ቁ ܥ݋ݏሾ׎ሿ െ
ቀͳ͸ͲߨെͷͻͶξ͵൅ͳͷͲξ͵ߨ
ʹെͷͲߨ͵
ʹͲͲߨ͵ ቁ ܥ݋ݏሾʹ׎ሿ
൅ ቀͻͲξ͵ߨ൅ͺͲߨ
ʹ
ʹͲͲߨ͵ ቁ ܥ݋ݏሾ͵׎ሿ െ ቀ
ͳͺͻξ͵
ʹͲͲߨ͵ቁ ܥ݋ݏሾͶ׎ሿ
൅ ቀͶͳ͸ߨ൅ʹ͹ξ͵െ͵ͲͲξ͵ߨ
ʹ൅ʹͷͲߨ͵
ʹͲͲߨ͵ ቁ ے
ۑ
ۑ
ۑ
ۑ
ۑ
ې
ͳ
ʹ
  
for  
ݏͲ ൌ
݇
ͷߨ ൫ሺͶܥ݋ݏ ׎ܵ݅݊ ͵ߠሻ െ ሺ͸ ܵ݅݊ ׎ܥ݋ݏ ͵ߠሻ൯  
ܰܫ ݎ݉ݏܵܫܰ ͵Ͷ ൌ ݇ܫݎ݉ݏ ቂቀ
͵ξ͵െ͵ʹߨ
ͳʹͺߨ ቁ ܥ݋ݏሾʹ׎ሿ ൅ ቀ
െʹ͸Ͷξ͵൅ͳ͹͸ߨ
ͳʹͺߨ ቁቃ
ͳ
ʹ
  for  ݏͲ ൌ
݇
Ͷ ܵ݅݊ ͵ߠ 
ܰܫ ݎ݉ݏܵܫܰ ͵͸ ൌ ݇ܫݎ݉ݏ ቂቀ
െͺͳξ͵െʹͶߨ
ʹͺͺߨ ቁܥ݋ݏሾʹ׎ሿ ൅ ቀ
െͷͶͲξ͵൅͵͹͸ߨ
ʹͺͺߨ ቁቃ
ͳ
ʹ
  for  ݏͲ ൌ
݇
͸ ܵ݅݊ ͵ߠ 
 
 
 
Fig. 5 shows the curves of inverter neutral current (rms) expressed by Eq. (10) above. It is clear that ݏͲԢ  is the necessary injection 
signal to minimize inverter neutral current. For unity pf, the injection signal becomes twenty-five percent of third harmonics. 
 
Modulation index (k)
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Modulation index (k)
 
Fig. 5. Neutral current (rms) of three-level inverter for four different types of injection signal (a) pf = 0.85 and (b) pf = 1. 
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3. Experimental results 
A small experimental system was constructed to verify the proposed analysis method. The experimental 
parameters are shown in Table 3. Fig. 6 shows comparison of experimental and calculated results of the inverter 
neutral current. The validity of the proposed analysis method can be appreciated from this figure. 
   Table 3. Experimental parameters. 
Parameter Value Unit 
ܸ݀  100 V 
ܮܮ 5.89 mH 
ܴܮ 19.51 ohm 
Cd 1300 μF 
݂ݏ 1000 Hz 
݂ݎ  50 Hz 
 
 
Fig. 6.  Calculated and experimental results (a) for ݏͲ ൌ Ͳ and (b) for ݏͲ ൌ ݏͲԢ . 
4. Conclusion 
A method to analyze neutral current of natural sampled PWM based three-level inverter has been proposed. The 
modulation signal that results in minimum neutral current has been determined. The optimal modulation signal is 
influenced by load power factor. For unity power factor, the optimum reference signal is three-phase sinusoidal 
injected by twenty-five percent third harmonic.  
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